



---

# Modified Efficient OMS LUT Design for Memory-Based Multiplication

---

A. Manikandan\*

*\*Assistant Professor, ECE Department, SSM Institute of Engineering and Technology, Dindigul, India*

*Corresponding Email: \*manikandan.aapec@ssmiet.ac.in*

**Received:** 05 October 2021    **Accepted:** 22 December 2021    **Published:** 25 January 2022

**Abstract:** *This paper proposes an efficient LUT (Look-Up-Table) design called Efficient EOMS (Efficient-OMS Design) for memory-based operations. This proposed design can be used for FPGA implementation as well as ASIC. The proposed design is a better choice than ordinary OMS (Odd Multiplier Store) and is preferred in many DSP calculations where one of the inputs to the filter coefficients is fixed. In this design (N+1), the possible product terms of the input multiplicands with fixed coefficients are stored directly in memory. Doing so allows for a simpler and faster design, unlike the previous proposal OMS (Odd Multiple Storage). Designs that extract odd multiples of the product term can significantly reduce path delay and area complexity with very simple control circuitry. Using (N+1) technology can significantly reduce the area compared to ordinary OMS technology. Additionally, the EOMS technical design is coded in Verilog and simulated and synthesized using Xilinx tools.*

**Keywords:** *Digital Signal Processing, VLSI, FIR Filter, Memory-Based Computations, LUT.*

## 1. INTRODUCTION

With the use of progressive scaling of the devices the semiconductor memory has become more power-efficient, cheaper and faster. In addition, the Global Semiconductor Innovation Guide predicts that embedded memory will be overwhelmingly close to the chip architecture and may account for more than 90% of the total SOC content [1-2]. Furthermore, the transistors that drive the density of memory segments not only scale faster than the density of reasonable parts, but were discovered [3]. Furthermore, memory-based computational structures are more general than replicated population structures and offer different preferences. Memory-based computing architectures are suitable for many applications related to digital signal processing (DSP), a key component of the digital revolution sweeping



the human world [5]. It seems to work with almost all automation and programmable devices. The DSP algorithms used in the system usually require extensive computer-based calculations in real-time situations [6]. Furthermore, DSP systems exist in portable and compact systems that operate on limited battery power, requiring these systems to occupy less silicon area [7]. Therefore, DSP system design is demanding, constrained by the following requirements: smaller area complexity, lower power consumption and faster operation. It is impossible to design a system that satisfies all application constraints [8]. Architectural transformations can be performed to trade off one constraint against another, such as the speed domain. Concrete solutions that help reduce the arithmetic complexity of the algorithm can be found in [9] to address speed, area, and power complexity.

All in all, multipliers are the essential segments of cryptography frameworks like elliptic bend cryptography calculations and advanced sign handling calculations like quick Fourier change (FFT) [10]. The multipliers are a fundamental piece of increase aggregate circuit (MAC), which is the core of advanced sign processor, where two information operands are duplicated and the present augmentation result is added to the past MAC result [11]. Any advanced channel application like Finite Impulse Response (FIR) requires a multiplier to play out the activity. The multiplier with lesser profundity, lower control necessity and lower zone sway the computerized framework to accomplish elite number juggling accomplish superior arithmetic [12].

Studies have shown that multiplier implementations for DSP applications fall into three categories: CORDIC implementations, adder-based implementations, and memory-based implementations [13]. Of the three, memory-based implementations are gaining popularity due to the significant growth of VLSI memory technology. Semiconductor memory is becoming cheaper, faster and consumes less power due to continuous improvements in silicon scaling technology. Advances in memory technology [14-18] have enabled better memory design based on application requirements today, and efficient memory-based multipliers are also possible. In the past, memory was a separate part of the processor unit, but now memory is part of the processor [19-22]. Since OMS-based multipliers already exist, I wanted to try an efficient OMS-based multiplier design that I hadn't explored and dealt with before. We were able to achieve a design with very low data path latency compared to previous designs. Although this work is incremental to the work of [24-28], it is new, and our proposed efficient OMS multiplier is an area-efficient and fast design compared to previous OMS designs.

### **Conventional Memory-Based Multiplier**

Traditional memory-based multipliers are used for memory-based calculations and applied to fixed coefficients. In this design, all product terms are stored in memory specifying unsigned inputs. Suppose  $M$  is the word length of the fixed coefficient  $S$  and  $N$  is the word length of the input multiplicand  $Y$ . The number of memory locations it occupies is based on the length of  $Y$ . For example, for a 4-bit input, a total of 16 memory locations are occupied. Hence, we can say that for  $N$ -bit input a total of  $2N$  memory locations. Table 1 shows the contents of memory for  $N=4$  and for fixed coefficient  $P$ . Fig.1, shows the principle involved in LUT - based multiplier.




Fig 1: Basic of Memory-Based Computation

### Proposed LUT-based Efficient OMS based multiplier for VLSI-DSP Computations:

Various techniques in the past have been devised for memory-based computations of LUT-based multiplier. In this section, an area-efficient technique is proposed, which is an Efficient OMS technique for 4-bit input. In this optimization for LUT from the odd multiples only  $(N+1)$  odd multiples are stored in memory which is [0001],[0101],[1001],[1101] and [1111] are stored in memory rest multiples can be obtained by right shift operation as shown in Table 2. The right shift operation is achieved by the use of appropriate barrel shifter which reduces the memory storage in comparison to the conventional technique. Table 1 depicts the basic truth-table for the 4-bit multiplication which shows the storage scheme for the odd multiples in the memory in which rest terms are obtained by right shifting of the bits. Address  $Y = (0000)$  provides product value  $(S.X) = 0$ , processed at reset. On the basis of the above mentioned specifications a LUT design is being proposed with the following key features:

- The encoder is used in designs that map L-bit inputs to  $(L-1)$ -bit LUT addresses.
- A 3 to 5 decoder is used which addresses the five memory locations.
- All the other multiples (even & odd) multiples of H are using a barrel shifter for producing the right shifts.
- A memory array of  $(2L/2)$  words is required which stores all the odd multiplies S in memory.
- A circuit (control circuit) is used to generate the control bits that are fed to the barrel shifter that does the required output shift.




Fig 2: Proposed Efficient OMS-LUT Multiplier



Initially, the precomputed product term containing zeros is stored in memory. The efficient OMS multiplier proposed for  $N = 4$  is a memory array, a 4:3 line encoder, a 3:5 decoder and reset unit, a barrel shifter, and a control circuit, where  $N$  is the number of input words size. The control circuit generates the control bits for the two-stage barrel shifter.

Table 1: Truth Table for Efficient OMS Technique

Address $d_0d_1d_2$	Word symbol	Input $y_0y_1y_2y_3$	Shifts Required	Control circuit bits S1 S2
0 0 0	P0	0 0 0 1	0	0 0
		1 0 0 0	1	0 1
		0 1 0 0	2	1 0
		0 0 1 0	3	1 1
0 0 1	P1	0 1 0 1	0	0 0
		1 0 1 0	1	0 1
0 1 0	P2	1 0 0 1	0	0 0
		1 1 0 0	1	0 1
		0 1 1 0	2	1 0
		0 0 1 1	3	1 1
0 1 1	P3	1 1 0 1	0	0 0
		1 1 1 0	1	0 1
		0 1 1 1	2	1 0
		1 0 1 1	3	1 1
1 0 0	P4	1 1 1 1	0	0 0

Use 3:5 decoder to get 3-bit address from encoder and generate 5-word select signal. These five output lines from the decoder are used as addresses to retrieve the product term from memory. In Table 2, we see that 3 is the maximum number of shifts required, so a two-stage logarithmic barrel shifter is used to achieve the required right shift. Table 1 shows the number of shifts that must be performed on the LUT output and control bits  $S_0$  and  $S_1$  for different  $Y$  values. The input  $X=(0000)$  gives a product of zero which represents the multiplication of Zero. So, in this case the LUT is reset. A NOR cell consists of  $(W+4)$  NOR gates for the reset function, also known as a RESET cell with active-high RESET.

## 2. RESULTS

Many applications like that of signal processing and image processing using FIR digital filters [13]-[15] can be made using the proposed design, which is an efficient memory-based implementation that reduces power and complexity. Here, memory-based multiplication uses

reduced-area LUT-based multipliers. We propose a LUT-based multiplier that mainly stores 1, 5, 9, 13, 15 entries (all odd entries) in memory. Multiply an M-bit fixed coefficient  $S$  by an unsigned 4-bit input. We implement a design-efficient OMS approach and compare existing storage approaches with existing OMS approaches. The Proposed scheme uses (3:5) decoder in comparison to the conventional OMS scheme which uses (3:8) decoder circuit. The software used to simulate the proposed efficient design was designed using Model-Sim Altera 6.4a software and Xilinx ISE Design Suite 14.5 for memory-based multiplication simulation and synthesis. Figures 3, 4 and 5 depict the schematic view of the proposed Efficient OMS design, the simulation results and the synthesis report of the design proposed in this paper.




Fig 3: Schematic of the proposed design




Fig 4: Simulation Results of the Proposed Design




Fig 5: Synthesis Results of the proposed design



Table 2: Comparison of Multipliers

Designs	Conventional Multiplier	OMS- LUT- Multiplier	Efficient OMS- LUT Multiplier
memory	$[16 \times (M+4) \times N]$ -bit memory	$[8 \times (M+4) \times N]$ -bit memory	$[5 \times (M+4) \times N]$ -bit memory
Decoder used	(4:16 decoders)	(3:8 decoders)	(3:5 decoder)
Computational Path Delay	More	Less	Less
throughput	1 per cycle	1 per cycle	1 per cycle

### 3. CONCLUSIONS

An Efficient OMS technique for multiplication is presented in this paper which reduces the memory of LUT to a considerable amount when compared with the conventional technique and conventional OMS technique. The comparison of the multipliers is presented in Table 3 which shows that the Efficient OMS-LUT technique uses  $[5 \times (M+4) \times N]$ -bit memory unit which is less in comparison to conventional and OMS design of LUT and provides more efficient computations. Thus memory-based multiplication techniques can be used in designing of various DSP circuit models which include FIR filter and adaptive filter design. Adaptive filter [11] design can be made successful if the coefficient of the multiplier is made variable and not fixed using various adaptive filter algorithms. Further optimizations can be made in this Efficient OMS design which reduces memory and area requirements, thus making an efficient design for VLSI-DSP computations.

### 4. REFERENCES

1. Manikandan, A., & Jamuna, V. (2017a). Fault Tolerant Parallel Filters Based On Error Correction Codes. *Journal of Advanced Research in Dynamical and Control Systems*, 9(2), 1399–1404.
2. Manikandan, A., & Nirmal Kumar, P. (2017). Network-On-Chip by using Power Reduction Technique. *International Journal of Control Theory and Applications*, 10(12), 265–269.
3. Manikandan, A., & Nithya, P. (2017). Low-Power Content Addressable Memory Based on Sparse Clustered Networks. *Journal of Chemical and Pharmaceutical Sciences*, 302–304.
4. Manikandan, A., & Nirmal Kumar, P. (2017). Network-On-Chip by using Power Reduction Technique. *International Journal of Control Theory and Applications*, 10(12), 265–269.
5. S. Dhanasekaran, T. Thamaraimanalan, V. Anandkumar and A. Manikandan, “Analysis And Design Of Fir Filter Using Modified Carry Look Ahead Multiplier,” *International*





- Journal Of Scientific & Technology Research, Vol. 09, Issue No.03, 2020 , pp. 1336-1339.
6. Ashokkumar, N., Nagarajan, P., Venkatramana, P. (2020). 3D(Dimensional)—Wired and Wireless Network-on-Chip (NoC). In: Ranganathan, G., Chen, J., Rocha, Á. (eds) Inventive Communication and Computational Technologies. Lecture Notes in Networks and Systems, vol 89. Springer, Singapore. [https://doi.org/10.1007/978-981-15-0146-3\\_12](https://doi.org/10.1007/978-981-15-0146-3_12).
  7. N. Ashok Kumar, G. Shyni, Geno Peter, Albert Alexander Stonier, Vivekananda Ganji, "Architecture of Network-on-Chip (NoC) for Secure Data Routing Using 4-H Function of Improved TACIT Security Algorithm", Wireless Communications and Mobile Computing, vol. 2022, Article ID 4737569, 9 pages, 2022. <https://doi.org/10.1155/2022/4737569>
  8. Ashokkumar N, Kavitha A. An Efficient and Novel Design of Loop filter Charge Pump and VCO for PLL using CMOS technology. International Journal of Engineering & Technology. 2018;7(3.1):39-41.
  9. Ashokkumar, N., Nagarajan, P., Vithyalakshmi, N., Venkataramana, P. (2019). Quad-Rail Sense-Amplifier Based NoC Router Design. In: Hemanth, J., Fernando, X., Lafata, P., Baig, Z. (eds) International Conference on Intelligent Data Communication Technologies and Internet of Things (ICICI) 2018. ICICI 2018. Lecture Notes on Data Engineering and Communications Technologies, vol 26. Springer, Cham. [https://doi.org/10.1007/978-3-030-03146-6\\_170](https://doi.org/10.1007/978-3-030-03146-6_170).
  10. N. A. Kumar, P. Nagarajan, M. S. L, J. Arockia Dhanraj and T. S. Kumar, "Analysis of Millimeter-Wave based on Multichannel Wireless Networks-on-Chip," 2022 International Conference on Electronics and Renewable Systems (ICEARS), 2022, pp. 405-409, doi: 10.1109/ICEARS53579.2022.9752077.
  11. P. Nagarajan, N. A. Kumar, J. Arockia Dhanraj, T. S. Kumar and M. Sundari L, "Delay Flip Flop based Phase Frequency Detector for Power Efficient Phase Locked Loop Architecture," 2022 International Conference on Electronics and Renewable Systems (ICEARS), 2022, pp. 410-414, doi: 10.1109/ICEARS53579.2022.9752249.
  12. Neelima, K., Ashok Kumar Nagarajan, and Neeruganti Vikram Teja. "Digital Twin Technology Characteristics Design Implications and Challenges for Healthcare Applications." Advancement, Opportunities, and Practices in Telehealth Technology. IGI Global, 2022. 105-115.
  13. Natarajan V, Nagarajan AK, Pandian N, Savithri VG. Low Power Design Methodology. Very-Large-Scale Integration. 2018 Feb 16:47.
  14. Kumar, N. Ashok, S. Vishnu Priyan, P. Venkatramana, and Durgesh Nandan. "Routing Strategy: Network-on-Chip Architectures." In VLSI Architecture for Signal, Speech, and Image Processing, pp. 167-197. Apple Academic Press, 2022.
  15. Ashokkumar, N., P. Nagarajan, and S. Ravanaraja. "Survey Exploration of Network-on-Chip Architecture." (2009).
  16. AshokKumar N, Nagarajan P, Selvaperumal S, Venkatramana P. Design challenges for 3 dimensional network-on-chip (NoC). InInternational Conference on Sustainable Communication Networks and Application 2019 Jul 30 (pp. 773-782). Springer, Cham.



17. Ashokkumar, N., and A. Kavitha. "Transition level energy consumption of NoC (network-on-chip) using data encoding techniques." 2015 2nd International Conference on Computing for Sustainable Global Development (INDIACom). IEEE, 2015.
18. Kavitha, T. & Reddy, K. & Sravani, J.. (2021). Performance Investigation of Fiber to the Home (FTTH) Ingress Network Based on GPON with Optisystem. 10.1007/978-981-15-5029-4\_9.
19. Arulmary, A., Rajamani, V., & Kavitha, T. (2020). Study of uniformly doped nano scale single-walled CNTFET under dark and illuminated conditions. *Microelectron. J.*, 104, 104889.
20. Kavitha, T., & Pavani, R. (2019). Dense wavelength division multiplexing using dispersion fibre with erbium doped fiber amplifier. *International Journal of Innovative Technology and Exploring Engineering*, 8.
21. Kayalvizhi, B., Anies Fathima, N., & Kavitha, T. (2015). Booth recoded Wallace Tree multiplier using and based digitally controlled delay lines. *ARPN Journal of Engineering and Applied Sciences*, 10, pp.2707–2713.
22. Kiruthika, R., Kavitha, T., & Aravintha, R. (2015). Clock gating optimization technique using buffer gates. *International Journal of Applied Engineering Research*. 10(20), pp.17940–17944.
23. Abrose, N., & Banu, T.Kavitha. (2015). A two dimensional threshold voltage analytical modelling and simulation of multigate MOSFETs for low power VLSI applications. *International Journal of Applied Engineering Research*. 10(20), pp.17355–17359.
24. Nagarajan, P., Kavitha, T., & Venkatraman, P. (2020). Design and evaluation of power efficient shift register featuring low power automatic manufacturing systems. *Solid State Technology*. 63(5).
25. S. Dhanasekaran, T. Thamaraimanalan, R. SudhaAnandhi and A. Mohanapriya, "Comparative Analysis of Low Power and High Speed Performance in 8-bit Different Multipliers," *Journal of Advanced Research in Dynamical & Control Systems*, Vol. 10, 04-Special Issue, 2018 , pp. 89- 93.
26. S. Dhanasekaran, N.Ragavi, Yamini.E. (2014). Implementation of low power Low noise probabilistic-based logic designs. *International Journal of Computer Science and Mobile Computing*. vol.3(10). pp. 840-844.
27. Ushus George,S. Dhanasekaran. (2014). A Novel Design Approach to Achieve Fault Coverage in Sequential Circuits. *International Journal of Engineering Science and Innovative Technology*.vol 3(1).